# CMOS IC of Real Time Watch with Serial Interface, 64 X 8 RAM

IN1307

#### **Functions and Features**

- Count of seconds, minutes, hours, week days, date, months and years with consideration of the leap years (before 2100);
- 56 bytes of the power self-sufficient RAM for the data storage;
- Two-wire consecutive interface;
- Programmable rectangular output signal;
- Automatic determination of the supply voltage drop and the switching diagram;
- Consumption of less than 500 nA in the back-up supply mode with the operating generator.



## **Description**


Microcircuit IN1307 is essentially the binary – decimal digital watch with a calendar, it has the additional 56 bytes of the power self-sufficient static RAM and possesses the low power consumption. The addresses and data are applied consecutively via the two-wire bi-directional bus. The microcircuit is intended for count of the real time in hours, minutes and seconds, count of week days, date, month and year. The last day of the month is automatically adjusted for the months of less, than 31 days, including correction for the leap year. The watches function in the 24-hour format or in the 12-hour format with the AM / PM-indicator. Microcircuit IN1307 has the built-in power supply control circuit, which determines the supply disruption and automatically switches over the device into the battery mode.

## **Designation of Pins**

Number of Package Pin	Identification	Туре	Pin Designation
1	X1	In	Pin for connection of the quartz resonator
2	X2	In	Pin for connection of the quartz resonator
3	VBAT	In	Pin for battery
4	GND	In	Ground pin
5	SDA	Bi	Input / output of serial data
6	SCL	In	Input of the consecutive cycle signal
7	SQW/OUT	Out	Output of rectangular signal
8	VCC	In	Power supply pin



## **Structural Diagram IN1307**



## **IN1307 Operating Temperatures Range**

Operating temperatures range of the microcircuit IN1307:  $T_A = -40 ... + 85 \,^{\circ}\text{C}$ .

#### **IN1307 Limit Mode**

Limit and limit permissible operational modes of the microcircuit IN1307 are listed in the Table

		Norm					
Parameter Description Measurement Unit	Identification	Limit Permis	sible	Limit			
		min	max	min	max		
Supply voltage, V	Vcc	4,5	5,5	-0,5	7,0		
Battery voltage, V	$V_{BAT}$	2,0	3,5	-0,5	7,0		
Low level input voltage, V	V <sub>IL</sub>	-0,3	0,8	-0,5	7,0		
High level input voltage, V	V <sub>IH</sub>	2,2	V <sub>CC</sub> + 0,3	-0,5	7,0		
Storage temperature, °C	Ts	-	-	-55	+125		

All voltages are indicated relative to ground. Under influence of the limit mode serviceability of the microcircuits is not guaranteed. After measuring the limit mode serviceability is guaranteed in the limit permissible mode.



## Electric Parameters of IN1307

## **Electric parameters of the microcircuit IN1307** ( $T_A = -40... + 85$ °C, $V_{CC} = 4,5 - 5,5 \text{ V}$ )

Parameter Description,	Identification	Measurement	Norm		
Measurement Unit	Identification	Mode	min	max	
Input leakage current, uA (SCL only)	I <sub>LI</sub>	-	_	1	
In / Out leakage current, uA (SDA and SQW/OUT)	$I_{LO}$	ı	-	1	
Low level output voltage, V	V <sub>OL</sub> <sup>1)</sup>	$V_{CC} = 4.5 \text{ V}$	_	0,4	
Consumption current in the data transfer mode, uA	Icca	f <sub>SCL</sub> = 100 kHz	-	1500	
Consumption current in the static mode, uA	I <sub>CCS</sub>	$V_{CC} = 5 \text{ V}$ and SDA, $SCL = 5 \text{ V}$	-	200	
Consumption current in the battery mode (SQW/OUT OFF., 32 kHz - ON), uA	I <sub>BAT1</sub>	$\begin{array}{l} V_{CC} = 0 \ V, \ V_{BAT} \\ = 3 \ V \end{array}$	_	0,5	
Consumption current in the battery mode (SQW/OUT – ON, 32 kHz – ON), uA	I <sub>BAT2</sub>	$\begin{array}{l} V_{CC} = 0 \ V, \ V_{BAT} \\ = 3 \ V \end{array}$	-	0,8	
Low level voltage is determined under the load co	urrent of 5 mA; V <sub>OL</sub> :	= GND under the c	apacitance lo	ad	

**Dynamic parameters of the microcircuit IN1307** ( $T_A = -40...+85^{\circ}C$ ,  $V_{CC} = 4.5-5.5 \text{ V}$ )

Parameter Description,		Measurement	Norm		
Measurement Unit	Identification	Mode	Not less	Not more	
Cycle frequency SCL, kHz	f <sub>SCL</sub>	_	0	100	
Time of the bus vacant status between the statuses of STOP and START, usec	t <sub>BUF</sub>	-	4,7	_	
Hold time (repeated) of START status, usec	t <sub>HD:STA</sub> 1)	_	4,0	_	
Duration of the low status of the cycle pulse SCL, usec	t <sub>LOW</sub>	_	4,7	_	
Duration of the cycle pulse high status SCL, usec	t <sub>HIGH</sub>	-	4,0	_	
Pre-set time for the repeated status START, usec	t <sub>SU:STA</sub>	_	4,7	_	
Data hold time, usec	t <sub>HD:DAT</sub> <sup>2)</sup>	_	0	_	
Data pre-set time, nsec	t <sub>SU:DAT</sub>	-	250	_	
Rise time of signals SDA and SCL, nsec	$t_R$	_	_	1000	
Drop time of signals SDA and SCL, nsec	$t_{F}$	_	_	300	
Pre-set time for the status STOP, usec	t <sub>SU:STO</sub>	-	4,7	_	
TotaL capacitance load per each bus line, pF	Св	_	_	400	
IN / OUT capacitance, pF	C <sub>I/O</sub>	_	10	10	
Load capacitance of the quartz resonator, pF	C <sub>LX</sub>	_	12,5	12,5	


After this time interval the first time cycle signal is formed;


Device should internally ensure the hold time, at least, 300 nsec for the signal SDA (relative to  $V_{\text{IHMIN}}$  of signal SCL) in order to overlap the indeterminancy area of the fall signal of SCL.


maximum value  $t_{\text{HD:DAT}}$  should be definite in that case, if the device does not increase duration of the low status ( $t_{\text{LOW}}$ ) of signal SCL.




## Typical Operating Characteristics ( $V_{CC} = 5.0V$ , $T_A = +25$ °C, unless otherwise noted.)










## **Timing Chart**



#### **IN1307 Functioning**

IN1307 operates as the driven device on the serial bus. For access to it it is required to set the status START and to send after the register address the device identification code. It is possible to address the next register consequently, until the status STOP is set. When  $V_{CC}$  drops below 1,25 x  $V_{BAT}$ , the access in progress to the device is ceased and the address counter is reset. At this time the device does not recognize the input data, excluding the erroneous information writing. When  $V_{CC}$  drops below  $V_{BAT}$ , the device switches over to the battery mode, consuming low power. When switching on the power supply  $V_{CC}$  above  $V_{BAT}$  + 0,2 V, the device switches over from the battery power supply to  $V_{CC}$ ; and recognizes the input data, when  $V_{CC}$  becomes above 1,25 x  $V_{BAT}$ 

#### Addresses Chart of RTC and RAM

00H	
חטט	SECONDS
	MINUTES
	HOURS
	DAY
	DATE
	MONTH
	YEAR
07H	CONTROL
08H	RAM
3FH	56 x 8

Addresses chart of the registers RTC and RAM is indicated in the Figure. Hour registers of the real time are positioned at the addresses 00h - 07h. RAM registers are positioned at the addresses of 08h - 3Fh. In the mode of the multi-byte access, when reaching by the pointer of the address 3Fh, the end of the RAM address space, there happens transition to the register with the address 00h, beginning of the hours area.

#### **Oscillator Circuit**

The IN1307 uses an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. Table specifies several crystal parameters for the external crystal.

### Crystal Specifications\*

PARAMETER	S)/mbol	MIN TIP MAX	UNITS
Nominal Freuency	f <sub>O</sub>	32.768	kHz
Series Resistance	ESR	45	kΩ
Load Capacitance	CL	12.5	pF

<sup>\*</sup>The crystal, traces, and crystal input pins should be isolated from RF generating signals. Application Note: Crystal Considerations for Real-Time Clocks for additional specifications. See 12 page.

## **Clock Accuracy**

The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error will be added by crystal freuency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit may result in the clock running fast.

Figure. Oscillator Circuit Showing Internal Bias Network





Figure shows a functional schematic of the oscillator circuit. If using a crystal with the specified characteristics, the startup time is usually less than one second.

#### **Recommended Layout for Crystal**





#### **Hours and Calendar**

Information on the time and date is obtained by means of reading the appropriate register bytes. Hour registers of the real time are indicated in the Figure. Pre-setting and time and calendar initialization are performed by means of writing the appropriate bytes. Information, contained in the time and calendar registers, represents the binary-decimal code. Bit 7 of register 0 represents the hour stop bit (CH). When this bit is set to "1", the generator is off.

When switching on the power supply, the initial status of all registers is not determined. It is necessary to enable the generator (bit CH = 0) when setting the initial configurations.

IN1307 operates in the 12-hour or in the 24-hour format. The bit 6 of the watch register determines the operational mode. 12-hour mode corresponds to the high level. In the 12-hour mode the bit 5 is the AM/PM bit. The high level corresponds to PM. In the 24-hour mode, the 5 is the second bit of tens of hours (20 -23 hours).

During application of the signal "START" to the two-wire bus there happens transfer of the real time to the auxiliary set of registers. The time data are read from these auxiliary registers, while the watch proceeds in operation. This eliminates the necessity of repeated reading in case of updating the basic registers in the access process.

## **Registers RTC IN1307**

	BIT7						:	віто		
00H	СН	10	SECON	DS		SECONDS				
	X	10	) MINUTE	ES		MIN	JTES		00-59	
	X	12 24	10 HR A/P	10 HR		НОІ	URS		01–12 00–23	
	х	х	X	x	х		DAY		1–7	
	×	х	10 D	ATE			01–28/29 01–30 01–31			
<i>y</i>	х	х	х	10 MONTH	MONTH				01–12	
:		10 Y	/EAR			YE	AR	'	00–99	
07H	OUT	×	×	SQWE	х	X X RS1 R				



## **Control Register**

Control register is used for control of pin SQW/OUT.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OUT	Х	Х	SQWE	Х	Х	RS1	RS0

OUT (output control): This bit presets the output logic level of the pin SQW/OUT, when the output of the rectangular signal is locked.


SQWE (rectangular signal enabling): This bit, pre-set to the logic "1", activates the generator output. Frequency of the output rectangular signal is determined by the bits RS0 and RS1.

RS (frequency selection): These bits determine the frequency of the output rectangular signal, when the output of the rectangular signal is activated. The table indicates the frequencies, which can be selected by the bits RS.

RS1	RS0	Frequency SQW/OUT
0	0	1 Hz
0	1	4,096 kHz
1	0	8,192 kHz
1	1	32,768 кГц

#### **Two-wire Serial Data Bus**

IN1307 supports the bi-directional two-wire bus and the protocol of the data exchange. The bus can be controlled by the "master" device, which generates the cycle signal (SCL), controls access to the bus, generates the statuses START and STOP. Typical configuration of the bus with the two-wire protocol is indicated in Figure.





Data transfer can be initiated only when the bus is not occupied. In the process of the data transfer the data line should remain stable, while the line of the cycle signal is in the high status. Status alterations of the data line at that moment, when the cycle line is in the high status, will be regarded as the control signals.

In compliance with this the following conditions are determined:

Bus not occupied: both the data line and the cycle signal are in the HIGH

**Data transfer start:** Status alteration of the data line during transition from HIGH to LOW, while the cycle line is in the HIGH status, is determined as the status START.

**Data transfer stop:** Status alteration of the data line during transition from LOW to HIGH, while the cycle line is in the HIGH status, is determined as the status STOP.


**Valid data:** Data line status complies with the valid data, when after the status START the data line is stable during the HIGH status of the cycle signal. Data on the line should be altered at the time of the LOW status of the cycle signal. One cycle pulse per one data bit.

Each data transfer starts at the beginning of the status START and ceases at the beginning of the status STOP. Number of the data bytes, transferred between the statuses START and STOP is not limited and is determined by the «master» device. Information is transferred byte by byte, and each receipt is confirmed by the ninth byte. IN1307 operates in the normal mode only (100 kHz).

**Confirmation of receipt:** Each receiving device, when it being addressed, has to generate the recept confirmation after receiving each byte. «Master» device should generate the cycle pulses, which are allocated in compliance with the confirmation bits.

If the receipt confirmation signal is in the high status, then on arrival of the confirmation cycle pulse, the device, confirming the receipt, should switch over the SDA line to the low status. Of course, there should be considered the pre-set time and the hold time. The "master" device should signalize on completion of the data transfer to the "slave" device, ceasing generation of the confirmation bit on receiving the receipt confirmation from the "slave" cycle pulse. In this case, the "slave one should switch over the data line to the low status, in order to enable the "master" one generate the condition of STOP.





#### **Data Transfer by the Serial Two-wire Bus**

Depending on the status of bit  $R/\overline{W}$ , there are possible two types of transfer:

- 1.Data are transferred from the «master» transmitter to the «slave» receiver. The first byte, transmitted by the «master» one, is the address for the «slave» one. Then follows a sequence of the data bytes. The «slave» one returns the receipt confirmation bytes after each received byte. Order of the data transfer: the first is the most senior digit (MSB).
- 2. The data are transferred from the «slave» transmitter to the «master» receiver. The first byte (address of «slave») is applied to the «master». Then the «master» returns the confirmation bit. This follows after the transfer by the «slave» of the data sequence. The «master» returns the receipt confirmation bit after each received byte, with the exception of the last byte. After receipt of the last byte the receipt confirmation bit is not returned.


The «master» device generates all cycle pulses and the statuses START and STOP. Transfer is completed at emergence of the status STOP or the repeated emergence of the status START. As the repeated status START is the beginning of the next serial transfer, the bus is not vacated. The data transfer order: the first is the most senior digit (MSB).

#### IN1307 can operate in the two following modes:

1.Mode of «slave» receiver (write mode of IN1307): Serial data and cycles are received via SDA and SCL appropriately. After transfer of each byte the confirmation bit is sent. The statuses START and STOP are recognized as the beginning and the end of the serial transfer. The address recognition is performed by means of the hardware after receipt of the "slave" address and the direction bit. The address byte isthe first byte, received after occurrence of the START status, generated by the "master". The address byte contains the seven address bits of IN1307, equal to 1101000, accompanied by the direction bit ( $R/\overline{W}$ ), which for write is equal to 0.After receipt and decoding of the address byte, DS1307 applies confirmation to the line SDA. After confirmation by IN1307 of the "slave" address and the write bit, the «master» sends the register address of IN1307. Thus the register indicator will be preset in IN1307. Then the «smart» shall start to send each data byte with the subsequent receipt confirmation of each byte. Upon completion of writing the "master" shall formulate the status STOP for termination of the data transfer.




#### Data writing - mode of «slave» receiver



2. **Mode of «slave» receiver (write mode from IN1307):** The first byte is received and processed as in the mode of the «slave» receiver. However, in this mode the direction bit will signify, that the transmission direction is changed. IN1307 sends the serial data by SDA, the cycle pulses - by SCL. statuses START and STOP are understood as the beginning and end of the consecutive transmission. The address byte is the first byte, received after occurrence of the status START, generated by the «master». The address byte contains the seven bits of the address DS1307, equal to 1101000, accompanied by the direction bit  $(R/\overline{W})$ , which is equal to 1 for reading. After receipt and decoding of the address byte IN1307 receives confirmation from the line SDA. Then IN1307 starts to send the data from the address, which is indicated by the register indicator. If the register indicator is not written prior to initialization of the read mode, then the first read address is the last address, retained in the register indicator. IN1307 should send the bit of «non-confirmation», in order to complete the reading.

#### Data reading - mode of «slave» transmitter





**APPLICATION NOTE** 

## **Crystal Considerations with Real-Time Clocks (RTCs)**

This application note describes crystal selection and layout techniques for connecting a 32,768Hz crystal to a real-time (RTC). It also provides information about oscillator circuit-design criteria, system design, and manufacturing issues.

#### **Oscillator Basics**

The oscillator used in RTCs is a CMOS inverter variation of a Pierce-type oscillator. **Figure 1** shows a general configuration. These RTCs include integrated load capacitors ( $C_L1$  and  $C_L2$ ) and bias resistors. The Pierce oscillator utilizes a crystal operating in parallel-resonance mode. Crystals used in parallel-resonance mode will be specified for a certai frequency with a specific load capacitance. For the oscillator to run at the correct frequency, the oscillator circuit must load crystal with the correct capacitive load.




Figure 1. RTC oscillator with internal load capacitors and bias resistors.

## Accuracy

The frequency accuracy of a crystal-based oscillator circuit is mainly dependent upon the accuracy of the crystal and the accuracy of the match between the crystal and the oscillator capacitive load. If the capacitive load is less than the crystal was designed for, the oscillator runs fast. If the capacitive load is greater than what the crystal was designed for, the oscillator runs slow.

In addition to the errors from the crystal and the load match, crystals vary from their base frequency as the ambient temperature changes. RTCs use "tuning fork" crystals, which exhibit an error over temperature, as shown in **Figure 2**. An error of 20ppm is equivalent to approximately 1 minute per month.






Figure 2. Crystal frequency vs. temperature.

Note: If better accuracy is required, a TCXO such as the DS32kHz can be used.

## **Crystal Parameters**

**Figure 3** shows the equivalent circuit for a crystal. Near the resonate frequency the circuit consists of a series circuit including motional inductance  $L_1$ , motional resistance  $R_1$ , and motional capacitance  $C_1$ . The parallel component  $C_0$  is the shunt capacitance of the crystal.




Figure 3. Crystal equivalent circuit.

The load capacitance  $C_L$  is the capacitive load of the oscillating circuit as seen from the pins of the crystal. **Figure 4** shows  $C_L$  as a capacitance in parallel with the crystal. The load capacitors used in an oscillator circuit,  $C_L$ 1 and  $C_L$ 2, plus any stray capacitance in the circuit, combine to create the overall load capacitance. All RTCs have integrated  $C_L$ 1 and  $C_L$ 2 capacitors. Care should be taken to minimize stray capacitance in the PC board layout. The following formula shows the relationship between  $C_L$  and load capacitor values:



 $C_L = [(C_L 1 \times C_L 2) / (C_L 1 + C_L 2) + C_{STRAY}]$ 




Figure 4. Crystal load capacitors and equivalent parallel load.

Most crystals allow a maximum drive level of  $1\mu W$ . All RTCs run under  $1\mu W$ . Drive level may be determined using the following formula:

 $P = 2R_1 \times [\pi \times 32,768(C_O + C_L)V_{RMS}]^2$ 

where  $V_{\mbox{\scriptsize RMS}}$  is the RMS value of the voltage across the crystal.

## **Oscillator Startup Time**

Oscillator startup times are highly dependent upon crystal characteristics, PC board leakage, and layout. High ESR and excessive capacitive loads are the major contributors to long startup times. A circuit using a crystal with the recommended characteristics and proper layout usually starts within one second.

**Table 1. Crystal Specifications** 

Parameter	Symbol	Min	Тур	Max	Units
Nominal Frequency	F <sub>O</sub>		32.768		kHz
Frequency Tolerance	delta F/ F <sub>O</sub>		±20		ppm
Load Capacitance	$C_{L}$		6		pF
Temperature Turnover Point	T <sub>0</sub>	20	25	30	°C
Parabolic Curvature Constant	k			0.042	ppm/°C
Quality Factor	Q	40,000	70,000		
Series Resistance	ESR			45	kΩ
Shunt Capacitance	$C_0$		1.1	1.8	pF
Capacitance Ratio	$C_0/C_1$		430	600	
Drive Level	$D_L$			1	μW

Note 1: Some devices allow higher ESR values, check the datasheet for specific requirements.

Table 2. Crystal Suppliers, cylinder-type (ESR=45K $\Omega$ )

Manufacturer I	Part To	requency olerance (ppm)	Driv ESR Leve (K <u>\O</u> ) max (\(\mu\)	C <sub>L</sub> -	Alternate C <sub>L</sub> ?	Temp Range (° C)	Surface or Thru- Hole	Package Dimensions (mm)	Manufacturer Ordering Number
----------------	---------	-------------------------------	--	------------------	-------------------------------	------------------------	--------------------------------	-------------------------------	---------------------------------



## **TECHNICAL DATA**

Citizen	CFS- 145	±20	40	1.0	8.0	yes	- 10 to +60	TH	1.5 x 5.1	
Citizen	CFS- 206	±20	35	1.0	12.5	yes	- 10 to +60	TH	2.1 x 6.2	
Citizen	CMR- 200T	±20	35	1.0	12.5 or 6.0	yes	- 40 to +85	SMT	2.0 X 6.0	CMR200TB32.768KDZFTR or CMR200TB32.768KDZBTR
ECS, Inc.	ECS- 3X8	±20	35	1.0	12.5	?	- 10 to +60	TH	3.1 x 8.2	
ECS, Inc.	ECS- 2X6	±20	35	1.0	12.5	?	- 10 to +60	TH	2.1 x 6.2	
ECS, Inc.	ECS- 1X5	±20	35	1.0	8	?	- 10 to +60	TH	1.5 x 5.1	
KDS/Daiwa	DT- 26	±20 or ±30	40	1.0	12.5	yes	- 10 to +60	TH	2.0 x 6.0	1TB602G00
KDS/Daiwa	DT- 38	±20 or ±30	30	1.0	12.5	yes	- 10 to +60	TH	3.0 x 8.0	
Pletronics	WX15	±20	40	1.0	8.0	yes	- 10 to +60	TH	1.5 x5.1	WX15-32.768k-6pF
Pletronics	WX26	±20	40	1.0	12.5	6.0	- 10 to +60	TH	2.1 x 6.2	WX26-32.768k-6pF
Fox	NC- 38		35	1.0	12.5	6.0	- 20 to +60	TH	3.0 x 8.3	
Seiko	C- 001R	±20	45	1.0	12.5	6	- 10 to +60	TH	3.1 x 8.0	
Seiko	C-2	±20	35	1.0	12.5	6	- 10 to +60	TH	2.0 x 6.0	

Note: Cylinder-type dimensions are barrel diameter and length, and exclude leads. All dimensions approximate.

Table 3. Crystal Suppliers, Surface Mount

Manufacturer	Part	Frequency Tolerance (ppm)	ESR (k <u>∏</u> )	Drive Level max (µW)	C <sub>L</sub> -pF	Alternate C <sub>L</sub> ?	Temp Range (° C)	Dimensions (mm) approximate, including leads
Seiko	SP-T3	±10, ±20	55	1.0	12.5	yes	-40 to +85	7.3x4.3.x1.8
Seiko	SP-T2	±20	50	1.0	12.5	yes	-40 to +85	8.7x3.7x2.5
EPSON	MC-306	±20	50	1.0	12.5	yes	-40 to +85	8.0x3.8x2.54
Citizen	CM200S	±20	50	1.0	12.5	yes	-40 to +85	8.0x3.8x2.5
KDS	DMX-26S	±30	50	1.0	12.5	yes	-40 to +85	8.0x3.8x2.4

#### **Manufacturer Links**

http://www.citizen.co.jp/tokuhan/quartz/Catalog1/Crystals.htm

http://www.eea.epson.com/

http://www.kdsj.co.jp/english.html

http://www.pletronics.com/XTAL.htm#32

http://www.foxonline.com/

http://www.ecsxtal.com/thrucrys.htm

## **Power Consumption**

Many RTCs are designed to operate from a battery supply. In a typical application, a small lithium battery can be used to run the oscillator and clock circuitry while the main supply is off. To maximize battery life, the oscillator must run using as little power as possible. To accomplish this, some design tradeoffs must be made.



#### **Negative Resistance**

For typical high-frequency oscillator circuits, it is normal for the circuit to be designed with a 5 or 10X margin for the ESR. Low-frequency crystals typically have higher ESRs. An RTC oscillator may have less than a 2X margin for negative resistance. An oscillator circuit with a low margin normally consumes less current. As a result, an RTC oscillator often is sensitive to relatively small amounts of stray leakage, noise, or an increase in ESR.

The  $C_L$  of the oscillator circuit influences the power consumption. An RTC with 12.5pF internal loads consumes more power than one that has 6pF loads. However, the oscillator with 12.5pF load capacitors is usually less susceptible to noise.

## **Crystal Layout Guidelines**

Since the crystal inputs of RTCs have very high impedance (about  $10^9\Omega$ ), the leads to the crystal act like very good antenna, coupling high-frequency signals from the rest of the system. If a signal is coupled onto the crystal pins, it can either cancel out or add pulses. Since most of the signals on a board are at a much higher frequency than the 32.768kHz crystal, it is more likely to add pulses where none are wanted. These noise pulses get counted as extra clock "ticks" and make the clock appear to run fast.

The following steps illustrate how to determine if noise is causing the RTC to run fast:

- 1. Power the system up and synchronize the RTC to a known accurate clock.
- 2. Turn the system power off.
- 3. Wait for a period of time (two hours, 24 hours, etc.). The longer the time period, the easier it is to measure the accuracy of the clock.
- 4. Turn the system on again, read clock, and compare to the known accurate clock.
- 5. Resynchronize the RTC to the known accurate clock.
- 6. Keep the system powered up and wait for a period of time equal to the period in Step 3.
- 7. Read the clock after waiting for the above period of time and compare it to the known accurate clock.

By using the above steps, the accuracy of the clock can be determined both when the system is powered up and when the system is powered down. If the clock proves to be inaccurate when the system is powered up, but is accurate when the system is powered down, the problem is most likely due to noise from other signals in the system. However, if the clock is inaccurate both when the system is powered up and when it is powered down, then the problem is not due to noise from the system.

Since it is possible for noise to be coupled onto the crystal pins, care must be taken when placing the external crystal on a PC board layout. It is very important to follow a few basic layout guidelines concerning the placement of the crystal on the PC board layout to ensure the extra clock ticks do not couple onto the crystal pins.

- 1. It is important to place the crystal as close as possible to the X1 and X2 pins. Keeping the trace lengths between the crystal and RTC as small as possible reduces the probability of noise coupling by reducing the length of the antenna. Keeping the trace lengths small also decreases the amount of stray capacitance.
- 2. Keep the crystal bond pads and trace width to the X1 and X2 pins as small as possible. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.
- 3. If possible, place a guard ring (connected to ground) around the crystal. This helps isolate the crystal from noise coupled from adjacent signals. See Figure 2 for an illustration of using a guard ring around a crystal.
- 4. Try to ensure that no signals on other PC board layers run directly below the crystal or below the traces to the X1 and X2 pins. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. There should be a minimum of 0.200 inches between any digital signal and any trace connected to X1 or X2. The RTC should be isolated from any component that generates electromagnetic radiation (EMR). This is true for discrete and module type RTCs.
- 5. It may also be helpful to place a local ground plane on the PC board layer immediately below the crystal. This helps to isolate the crystal from noise coupling from signals on other PC board layers. Note that the ground plane needs to be in the vicinity of the crystal only and not on the entire board. See **Figure 5** for an illustration of a local ground plane. Note that the perimeter of the ground plane does not need to be larger than the outer perimeter of the guard ring.

Note that care must be taken concerning the use of a local ground plane because of the stray capacitance that it introduces. The capacitance between the traces/pads and ground plane is added to the internal load capacitors ( $C_L1$  and  $C_L2$ ). Therefore, some factors must be taken into account when considering adding a local ground plane. For example, the capacitance due to the ground plane can be approximated by the following equation:



C = EA/t, where

**E** = dielectric constant of the PC board

A = area of the traces/pads

t = thickness of the PC board layer

Therefore, to determine if a ground plane is appropriate for a given design, the above parameters must be taken into account to ensure that the capacitance from the local ground plane is not sufficiently large enough to slow down the clock.




Figure 5. Recommended layout for crystal.

#### **Checking For Oscillation**

The first impulse that a designer has when checking for oscillator operation often is to connect an oscilloscope probe to the oscillator input (X1) or output (X2) pin. Doing so is not recommended when using a Real-Time Clock. Since the oscillator is designed to run at low power (which extends operating time from a battery), loading the oscillator with an oscilloscope probe is likely to stop the oscillator. If the oscillator does not stop, the additional loading will reduce the signal amplitude, and may cause erratic operation, such as varying amplitude. Oscillation should therefore be verified indirectly.

Oscillation can be verified several ways. One method is to read the seconds register multiple times, looking for the data to increment. On RTCs with an OSF (Oscillator Stop Flag), clearing and then monitoring this bit will verify that the oscillator has started and is continuously running. These methods won't work if the designer is troubleshooting a design and cannot communicate with the RTC. An alternate method is to check the square wave output on RTCs that have a square wave output. Check the datasheet to verify if the RTC must be written first to enable the oscillator and square wave output. Note that most RTC square wave outputs are open-drain, and require a pull up resistor for operation. The square wave output can also be used to verify the accuracy of the RTC, however, a frequency counter with sufficient accuracy must be used.

#### **Fast Clocks**

The following are the most common scenarios that cause a crystal-based RTC to run fast.

- 1. Noise coupling into the crystal from adjacent signals. This problem has been extensively covered above. Noise coupling usually causes an RTC to be grossly inaccurate.
- 2. Wrong crystal. An RTC typically runs fast if a crystal with a specified load capacitance (C<sub>L</sub>) greater than the RTC-specified load capacitance is used. The severity of the inaccuracy is dependent on the value of the C<sub>L</sub>. For example, using a crystal with a C<sub>L</sub> of 12pF on an RTC designed with a 6pF C<sub>L</sub> causes the RTC to be about 3 to 4 minutes per month fast.

#### **Slow Clocks**

The following are the most common scenarios that cause a crystal-based RTC to run slow.



1. Overshoots on RTC input pins. It is possible to cause a RTC to run slow by periodically stopping the oscillator. This can be inadvertently accomplished by noisy input signals to the RTC. If an input signal rises to a voltage that is greater than a diode drop (~0.3V) above V<sub>DD</sub>, the ESD protection diode for the input pin will forward bias, allowing the substrate to be flooded with current. This, in turn, stops the oscillator until the input signal voltage decreases to below a diode drop above V<sub>DD</sub>.

This mechanism can cause the oscillator to stop frequently if input signals are noisy. Therefore, care should be taken to ensure there is no overshoot on input signals.

Another situation that is common to overshoot problem is having an input to the RTC at 5V when the RTC is in battery-backup mode. This can be a problem in systems that systematically shut down certain circuits but keep others powered up. It is very important to ensure there are no input signals to the RTC that are greater than the battery voltage (unless stated otherwise in the device data sheet) when the device is in battery-backup mode.

- 2. Wrong crystal. A RTC typically runs slow if a crystal with a specified  $C_L$  is less than the  $C_L$  of the RTC. The severity of the inaccuracy is dependent on the value of the  $C_L$ .
- 3. Stray capacitance. Stray capacitance between the crystal pins and/or to ground can slow an RTC down. Therefore, care must be taken when designing the PC board layout to ensure the stray capacitance is kept to a minimum.
- 4. Temperature. The further the operating temperature is from the crystal turnover temperature, the slower the crystal oscillates. See Figures 3 and 4.

#### **Clock Does Not Run**

The following are the most common scenarios that cause a RTC to not run.

- 1. The single most common problem when the clock does not run is that the CH (clock halt) or EOSC (enable oscillator) bit has not been set or cleared, as required. Many RTCs include a circuit that keeps the oscillator from running when power is first applied. This allows a system to wait for shipment to the customer, without drawing power from the backup battery. When the system is powered for the first time, the software/firmware must enable the oscillator and prompt the user for the correct time and date.
- 2. Surface mount crystals may have some N.C. (no connect) pins. Make sure that the correct pins from the crystal are connected to the X1 and X2 pins.

## **Crystal Manufacturing Issues**

Tuning fork crystals should not be exposed to ultrasonic cleaning. They are susceptible to damage from resonant vibration.

Crystals should not be exposed to temperatures above their maximum ratings. Exposure to excessive temperatures may damage the crystal, and usually increase the ESR. Crystal "cans" should not be soldered to a PC board. This is sometimes done to ground the case of the crystal. Soldering directly to the case of the crystal usually subjects the unit to excessive temperatures.


RTCs should generally be used in noncondensing environments. Moisture forming around the oscillator conductors can cause leakage, which can cause the oscillator to stop. Conformal coatings can be used to protect the circuit, however, conformal coating may by itself cause problems.

Some conformal coatings, especially epoxy-based materials, can have unacceptable levels of ionic contamination. In addition, conformal coatings can, if the PC board surface is not sufficiently cleaned prior to conformal coating, cause contaminants to concentrate around leads and traces.


Solder flux residue can cause leakage between pins. RTC oscillator circuits are especially sensitive to leakage because of their low-power operation. Leakage between the oscillator input and output, or leakage to ground, often keep the oscillator from running.




## **Typical Operating Circuits**



### N SUFFIX PLASTIC DIP (MS - 001BA)






#### NOTES:

Dimensions "A", "B" do not include mold flash or protrusions.
Maximum mold flash or protrusions 0.25 mm (0.010) per side.



	Dimension, mm					
Symbol	MIN	MAX				
A	8.51	10.16				
В	6.1	7.11				
С		5.33				
D	0.36	0.56				
F	1.14	1.78				
G	2.	54				
Н	7.	62				
J	0°	10°				
К	2.92	3.81				
L	7.62	8.26				
M	0.2	0.36				
N	0.38					

#### D SUFFIX SOIC (MS - 012AA)



#### NOTES:

- 1. Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



	Dimension, mm				
Symbol	MIN	MAX			
A	4.8	5			
В	3.8	4			
С	1.35	1.75			
D	0.33	0.51			
F	0.4	1.27			
G	1.27				
Н	5.72				
J	0°	8°			
K	0.1	0.25			
M	0.19	0.25			
P	5.8	6.2			
R	0.25	0.5			

